• Àüü
  • ÀüÀÚ/Àü±â
  • Åë½Å
  • ÄÄÇ»ÅÍ
´Ý±â

»çÀÌÆ®¸Ê

Loading..

Please wait....

±¹³» ³í¹®Áö

Ȩ Ȩ > ¿¬±¸¹®Çå > ±¹³» ³í¹®Áö > Çѱ¹Á¤º¸Åë½ÅÇÐȸ ³í¹®Áö (Journal of the Korea Institute of Information and Communication Engineering)

Çѱ¹Á¤º¸Åë½ÅÇÐȸ ³í¹®Áö (Journal of the Korea Institute of Information and Communication Engineering)

Current Result Document :

ÇѱÛÁ¦¸ñ(Korean Title) DSL ¸ðµ©¿ë CMOS ½Åȣó¸® ÀûÀÀÇÊÅÍ ¼³°è
¿µ¹®Á¦¸ñ(English Title) A Design of CMOS Signal Processing Adaptive Filter for DSL Modem
ÀúÀÚ(Author) À̱ÙÈ£   ÀÌÁ¾ÀΠ  Geun-Ho Lee   Jong-Inn Lee  
¿ø¹®¼ö·Ïó(Citation) VOL 08 NO. 07 PP. 1424 ~ 1428 (2004. 11)
Çѱ۳»¿ë
(Korean Abstract)
º» ³í¹®¿¡¼­´Â DSL ¸ðµ©ÀÇ ÀÔÃâ·Â´Ü¿¡ ÀÀ¿ë °¡´ÉÇÑ ¼ö½Å´ÜÀÇ CMOS ÇÊÅ͸¦ ¼³°è Á¦¾ÈÇÏ¿´´Ù. Á¦¾ÈµÈ ÇÊÅÍ´Â ÀúÀü·Â Ư¼ºÀ» À§ÇÑ ÀúÀü¾Ð µ¿ÀÛÀÌ °¡´ÉÇϸç, Àú¿ªÅë°ú Ư¼º°ú °í¿ªÅë°ú Ư¼ºÀÌ È¥ÇÕµÈ ¿¬¼Ó½Ã°£ ÇÊÅÍ ÇüÅ·Π¼Û½Å´Ü°ú ¼ö½Å´Ü¿¡ À§Ä¡ÇÏ¿© °¢Á¾ DSL ½Ã½ºÅÛ¿¡ ÀÀ¿ë°¡´ÉÇÏ´Ù. ¼ö½Å´Ü¿¡¼­ Â÷´ÜÁÖÆļö´Â °¢°¢ 138kHz¿Í 1.1MHz·Î¼­ ¿ä±¸µÇ´Â DSL ½Ã½ºÅÛÀÇ Ç¥ÁØ ¼³°è»ç¾ç¿¡ ºÎÇÕÇϵµ·Ï ¼³°èÇÏ¿´´Ù. ¼±Çü¼º¸é¿¡¼­ °³¼±µÈ Ư¼ºÀ» ³ªÅ¸³½ ÀúÀü¾Ð gmr ¹æ½ÄÀÇ ÀûºÐ±â°¡ ÇÊÅÍ ¼³°è¸¦ À§ÇÑ ±âº»ºí·°À¸·Î ÀÌ¿ëµÇ¾ú´Ù. ¼³°èµÈ ÇÊÅÍ´Â 0.25§­ CMOS n-well °øÁ¤ ÆĶó¹ÌÅ͸¦ ÀÌ¿ëÇÑ HSPICE ½Ã¹Ä·¹À̼ÇÀ» ÅëÇØ ±× Ư¼ºÀÌ °ËÁõµÇ¾ú´Ù.
¿µ¹®³»¿ë
(English Abstract)
In this paper, CMOS analog filters for use in the Analog front End of digital subscriber loop(DSL) chip set are proposed. Designed filters contain receiver continuous-time filters which are composed of lowpass and highpass functions. And their cutoff frequency are 138H1z and 1.1MHz respectively. A low-voltage gm-c integrator is improved and used to design filters. Desisned filters are verified by HSPICE simulation with the 0.25§­ CMOS n-well parameter.
Å°¿öµå(Keyword) CMOS   Analog Front End   Digital subscriber loop   filters  
ÆÄÀÏ÷ºÎ PDF ´Ù¿î·Îµå