Á¤º¸°úÇÐȸ ³í¹®Áö I : Á¤º¸Åë½Å
ÇѱÛÁ¦¸ñ(Korean Title) |
Çϵå¿þ¾î ¾ÏÈ£È ±â¹ýÀÇ ¼³°è ¹× ¼º´ÉºÐ¼® |
¿µ¹®Á¦¸ñ(English Title) |
Design and Performance Evaluation of Hardware Cryptography Method |
ÀúÀÚ(Author) |
¾ÆÀç¿ë
°í¿µ¿õ
ȫöȣ
À¯Çõ
|
¿ø¹®¼ö·Ïó(Citation) |
VOL 29 NO. 06 PP. 0625 ~ 0634 (2002. 12) |
Çѱ۳»¿ë (Korean Abstract) |
¾Ïȣȴ ¼Û¼ö½ÅÀÚ »çÀÌ¿¡ ¸Þ½ÃÁö Àü´ÞÀÌ ºñ¹Ð½º·´°Ô ÀÌ·ç¾î Áú ¼ö ÀÖµµ·Ï º¸ÀåÇØÁÖ´Â ±â¹ýÀÌ´Ù. ÀÌ·¯ÇÑ ¾ÏÈ£È ¾Ë°í¸®ÁòÀº ³ôÀº °è»ê·®À» ÇÊ¿ä·Î Çϸç, °á°úÀûÀ¸·Î ÇÁ·Î¼¼¼ ÀÚ¿øÀ» °úµµÇÏ°Ô »ç¿ëÇÏ´Â ¹®Á¦¸¦ °¡Áö°í ÀÖ´Ù. ÀÌ·¯ÇÑ ¹®Á¦Á¡À» ÇØ°áÇϱâ À§ÇÏ¿© ¾ÏÈ£È ¾Ë°í¸®ÁòÀ» Çϵå¿þ¾î ¹æ½ÄÀ¸·Î ±¸ÇöÇÔÀ¸·Î½á ½Ã½ºÅÛÀÇ ºÎÇϸ¦ ÁÙ¿©ÁÖ´Â ±â¹ýÀÌ Á¦½ÃµÇ°í ÀÖ´Ù. º» ³í¹®¿¡¼´Â Çϵå¿þ¾î ¾ÏÈ£È ±â¹ý¿¡ ´ëÇÑ ¼³°è ¹× ±¸Çö¿¡ ´ëÇؼ ¾ð±ÞÇÏ°í ÀÖÀ¸¸ç, Çϵå¿þ¾î ¾ÏÈ£È ¾Ë°í¸®Áò°ú ¼ÒÇÁÆ®¿þ¾î ¾ÏÈ£È ¾Ë°í¸®Áò¿¡ ´ëÇÑ ¼º´ÉÀ» ºñ±³ ºÐ¼®ÇÏ¿´´Ù. ½ÇÇè °á°ú¿¡¼, °è»ê º¹Àâµµ°¡ ³·Àº DES ¾Ë°í¸®ÁòÀº Çϵå¿þ¾î ¹æ½ÄÀ» Àû¿ëÇÏ¿©µµ ³ôÀº ÀÔÃâ·Â ¿À¹öÇìµå¿¡ ÀÇÇؼ ¼º´ÉÀÌ Çâ»óµÇÁö ¾ÊÁö¸¸, °è»ê º¹Àâµµ°¡ ³ôÀº Triple DES´Â Çϵå¿þ¾î ¹æ½ÄÀ» Àû¿ëÇÏ¿´À» ¶§, ´ë·« 2-4¹è ¼º´ÉÀÌ Çâ»óµÊÀ» º¼ ¼ö ÀÖ¾ú´Ù. |
¿µ¹®³»¿ë (English Abstract) |
Cryptography is the methods of making and using secret writing that is necessary to keep messages private between two parties. Cryptography is compute-intensive algorithm and needs cpu resource excessively. To solve these problems, there exists hardware approach that implements cryptographic algorithm with hardware chip. In this paper, we presents the design and implementation of cryptographic hardware and compares its performance with software cryptographic algorithms. The experimental result shows that the hardware approach causes high I/O overheads when it transmits data between cryptographic board and host cpu. Hence, low complexity cryptographic algorithms such as DES does not improve the performance. But high complexity cryptographic algorithms such as Triple DES improve the performance with a high rate, roughly from two times to four times. |
Å°¿öµå(Keyword) |
Á¤º¸º¸¾È
¾ÏÈ£È ¾Ë°í¸®Áò
DES
Triple DES
cryptographic algorithm
|
ÆÄÀÏ÷ºÎ |
PDF ´Ù¿î·Îµå
|