ÇѱÛÁ¦¸ñ(Korean Title) |
¹«¼± ³×Æ®¿öÅ©-¿Â-Ĩ¿¡¼ Áö¿¬½Ã°£ ÃÖÀûȸ¦ À§ÇÑ À¯Àü¾Ë°í¸®Áò ±â¹Ý Çϵå¿þ¾î ÀÚ¿øÀÇ ¸ÅÇÎ ±â¹ý |
¿µ¹®Á¦¸ñ(English Title) |
Genetic Algorithm-based Hardware Resource Mapping Technique for the latency optimization in Wireless Network-on-Chip |
ÀúÀÚ(Author) |
ÀÌ¿µ½Ä
ÀÌÀ缺
ÇÑÅÂÈñ
Young Sik Lee
Jae Sung Lee
Tae Hee Han
|
¿ø¹®¼ö·Ïó(Citation) |
VOL 20 NO. 01 PP. 0174 ~ 0177 (2016. 05) |
Çѱ۳»¿ë (Korean Abstract) |
³×Æ®¿öÅ©-¿Â-Ĩ (Network-on-Chip, NoC)¿¡¼ ÀÓ°è°æ·Î ¹®Á¦¸¦ °³¼±Çϱâ À§ÇØ ¶ó¿ìÅÍ¿¡ ¶óµð¿À ÁÖÆļö (RF) ¸ðµâÀ» ÁýÀûÇÏ´Â ¹«¼± ³×Æ®¿öÅ©-¿Â-Ĩ(Wireless Network-on-Chip, WNoC)Àº ÄÚ¾î¿Í ¹«¼± ÀÎÅÍÆäÀ̽º ¶ó¿ìÅÍ (Wireless Interface Router, WIR)ÀÇ ¸ÅÇÎ Á¤º¸¿¡ µû¶ó Åë½Å·®ÀÌ ¸¹Àº ÄھÀÇ ÀÓ°è°æ·Î°¡ º¯ÈÇÏ¿© Áö¿¬½Ã°£¿¡ ¾Ç¿µÇâÀ» ÁÙ ¼ö ÀÖ´Ù. º» ³í¹®¿¡¼´Â ÄÚ¾îµéÀÌ ¼ºê³ÝÀ» ±¸¼ºÇÏ´Â small world ±¸Á¶ WNoC¿¡¼ Áö¿¬½Ã°£À» ÃÖÀûÈÇϱâ À§ÇØ ÄÚ¾î °£ÀÇ Åë½Å·®À» °í·ÁÇÑ À¯Àü¾Ë°í¸®Áò(Genetic Algorithm, GA) ±â¹Ý ÄÚ¾î ¹× WIRÀÇ ¸ÅÇÎ ±â¹ýÀ» Á¦¾ÈÇÏ¿´´Ù. Á¦¾ÈÇÑ ±â¹ýÀÌ Åë½Å·®ÀÌ ¸¹Àº ÄھÀÇ ÀÓ°è°æ·Î¸¦ ÃÖÀûÈÇÒ ¼ö ÀÖµµ·Ï ÇÏ¿´´Ù. ¸ðÀǽÇÇè °á°ú¸¦ ÅëÇØ ¹«ÀÛÀ§ ¸ÅÇΰú ºñ±³ÇÏ¿© Á¦¾ÈÇÏ´Â ±â¹ýÀÌ 4x4 ¸Þ½Ã ±â¹Ý small world ±¸Á¶¿¡¼ Áö¿¬½Ã°£À» Æò±Õ 33% °¨¼Ò½ÃÅ°´Â °ÍÀ» È®ÀÎÇÏ¿´´Ù.
|
¿µ¹®³»¿ë (English Abstract) |
Wireless network-on-chip (WNoC) can alleviate critical path problem of existing typical NoCs by integrating radio-frequency module on router. In this paper, core-connection-aware genetic algorithm-based core and WIR mapping methodology at small world WNoC is presented. The methodology could optimize the critical path between cores with heavy communication. The 33% of average latency improvement is achieved compared to random mapping methodology.
|
Å°¿öµå(Keyword) |
Wireless Network-on-chip
Mapping
Small World
Genetic Algorithm
|
ÆÄÀÏ÷ºÎ |
PDF ´Ù¿î·Îµå
|