Á¤º¸°úÇÐȸ ³í¹®Áö A : ½Ã½ºÅÛ ¹× ÀÌ·Ð
Current Result Document : 24 / 25
ÇѱÛÁ¦¸ñ(Korean Title) |
SEED ºí·Ï ¾ÏÈ£ ¾Ë°í¸®ÁòÀÇ ÆÄÀÌÇÁ¶óÀÎ Çϵå¿þ¾î ¼³°è |
¿µ¹®Á¦¸ñ(English Title) |
A Pipelined Design of the Block Cipher Algorithm SEED |
ÀúÀÚ(Author) |
¾ö¼º¿ë
À̱Կø
¹Ú¼±È
|
¿ø¹®¼ö·Ïó(Citation) |
VOL 30 NO. 03 PP. 0149 ~ 0159 (2003. 04) |
Çѱ۳»¿ë (Korean Abstract) |
ÃÖ±Ù µé¾î, Á¤º¸ º¸È£ÀÇ Çʿ伺ÀÌ ³ô¾ÆÁö¸é¼, ¾ÏÈ£È ¹× º¹È£È¿¡ °üÇÑ °ü½ÉÀÌ Ä¿Áö°í ÀÖ´Ù. ƯÈ÷, ´ë¿ë·® Á¤º¸ÀÇ ½Ç½Ã°£ °í¼Ó Àü¼Û¿¡ »ç¿ëµÇ±â À§Çؼ´Â ¸Å¿ì ºü¸¥ ¾ÏÈ£È ¹× º¹È£È ±â¹ýÀÌ ¿ä±¸µÇ¾ú´Ù. À̸¦ À§ÇÑ ¹æ¾ÈÁßÀÇ Çϳª·Î¼ ±âÁ¸ÀÇ ¾ÏÈ£È ¾Ë°í¸®ÁòÀ» Çϵå¿þ¾î ȸ·Î·Î ±¸ÇöÇÏ´Â ¿¬±¸°¡ ÁøÇàµÇ¾î ¿Ô´Ù. ÇÏÁö¸¸, ±âÁ¸ ¿¬±¸ÀÇ °æ¿ì, ±¸ÇöµÇ´Â ȸ·Î Å©±â¸¦ ÃÖ¼ÒÈÇϱâ À§ÇØ, ¾ÏÈ£È ¾Ë°í¸®ÁòµéÀÇ ÁÖ¿ä Ư¼ºÀÎ º´·Ä ¼öÇà °¡´É¼ºÀ» ¹«½ÃÇÑ Ã¤, µ¿ÀÏ È¸·Î¸¦ ¿©·¯ ¹ø ¹Ýº¹ ¼öÇà½ÃÅ°´Â ¹æ¹ýÀ¸·Î ¼³°èÇÏ¿´´Ù.
ÀÌ¿¡ º» ³í¹®¿¡¼´Â 1998³â Çѱ¹Á¤º¸º¸È£¼¾ÅÍ¿¡¼ °³¹ßÇÑ ±¹³» Ç¥ÁØ ¾ÏÈ£È ¾Ë°í¸®Áò SEEDÀÇ º´·Ä Ư¼ºÀ» ÃæºÐÈ÷ È°¿ëÇÏ´Â »õ·Î¿î ȸ·Î ¼³°è ¹æ¹ýÀ» Á¦¾ÈÇÑ´Ù. ÀÌ ¹æ¹ý¿¡¼´Â ¾ÏÈ£ ¿¬»êºÎÀÇ È¹±âÀûÀÎ ¼Óµµ °³¼±À» À§ÇØ ¾ÏÈ£ ºí·ÏÀÇ 16 ¶ó¿îµå °¢°¢À» ÇϳªÀÇ ´Ü°è·Î ÇÏ´Â 16 ´Ü°èÀÇ ÆÄÀÌÇÁ¶óÀÎ ¹æ½ÄÀ¸·Î ȸ·Î¸¦ ±¸¼ºÇÑ´Ù. ¼³°èµÈ ȸ·Î Á¤º¸´Â VHDL·Î ÀÛ¼ºµÇ¾úÀ¸¸ç, VHDL ±â´É ½Ã¹Ä·¹ÀÌ¼Ç °ËÁõ °á°ú, Á¤È®ÇÏ°Ô µ¿ÀÛÇÔÀ» È®ÀÎÇÏ¿´´Ù. ¶ÇÇÑ FPGA¿ë ȸ·Î ÇÕ¼º µµ±¸¸¦ ÀÌ¿ëÇÏ¿©, ȸ·Î ±¸Çö½Ã ÇÊ¿äÇÑ È¸·Î Å©±â¿¡ ´ëÇÑ °ËÁõÀ» ½Ç½ÃÇÑ °á°ú, ÇϳªÀÇ FPGA Ĩ ¾È¿¡ ±¸Çö °¡´ÉÇÔÀ» È®ÀÎÇÏ¿´´Ù. ÀÌ´Â ´ÜÀÏ FPGA Ĩ¿¡ ³»ÀåµÉ ¼ö ÀÖ´Â °í¼Ó, °í¼º´ÉÀÇ ¾ÏÈ£È È¸·Î ±¸ÇöÀÌ °¡´ÉÇÔÀ» ÀǹÌÇÑ´Ù.
|
¿µ¹®³»¿ë (English Abstract) |
The need for information security increases interests on cipher algorithms recently. Especially, a large volume of data transmission over high-band communication network requires faster encryption and decryption techniques for real-time processing. It would be a good solution for this problem that we implement the cipher algorithm in forms of hardware circuits. Though some previous researches use this approach, they focus only on repeatedly executing the core part of the algorithm to minimize the hardware chip size, while most cipher algorithms are inherently parallel.
In this paper, we propose a new design for the SEED block cipher algorithm developed by KISA (Korea Information Security Agency) in 1998 as Korean standard cipher algorithm. It exploits the parallelism of the algorithm basically and implements it in a pipelined fashion. We described the design in VHDL program and performed functional simulations on the program, and then found that it worked correctly. In addition, we synthesized it and verified that it could be implemented in a single FPGA chip, implying that the new design can be practically used for the actual hardware implementation of a high-speed and high-performance cipher system.
|
Å°¿öµå(Keyword) |
SEED
ÆÄÀÌÇÁ¶óÀÎ
Çϵå¿þ¾î ÇÕ¼º
|
ÆÄÀÏ÷ºÎ |
PDF ´Ù¿î·Îµå
|