• Àüü
  • ÀüÀÚ/Àü±â
  • Åë½Å
  • ÄÄÇ»ÅÍ
´Ý±â

»çÀÌÆ®¸Ê

Loading..

Please wait....

±¹³» ³í¹®Áö

Ȩ Ȩ > ¿¬±¸¹®Çå > ±¹³» ³í¹®Áö > Çѱ¹Á¤º¸Åë½ÅÇÐȸ ³í¹®Áö (Journal of the Korea Institute of Information and Communication Engineering)

Çѱ¹Á¤º¸Åë½ÅÇÐȸ ³í¹®Áö (Journal of the Korea Institute of Information and Communication Engineering)

Current Result Document : 5 / 9 ÀÌÀü°Ç ÀÌÀü°Ç   ´ÙÀ½°Ç ´ÙÀ½°Ç

ÇѱÛÁ¦¸ñ(Korean Title) 10Gbps ÀÌ´õ³Ý ÀÀ¿ëÀ» À§ÇÑ MAC ÄÚ¾îÀÇ ¼³°è ¹× °ËÁõ
¿µ¹®Á¦¸ñ(English Title) Design and Verification of MAC Core for 10Gbps Ethernet Application
ÀúÀÚ(Author) ¼Õ½ÂÀÏ   Seung-il Sonh  
¿ø¹®¼ö·Ïó(Citation) VOL 10 NO. 05 PP. 0812 ~ 0820 (2006. 05)
Çѱ۳»¿ë
(Korean Abstract)
ÃÖ±Ù ´ëºÎºÐÀÇ Àü¼Û±â¼ú(LAN »Ó¸¸ ¾Æ´Ï¶ó MAN°ú WAN±îÁö)ÀÌ ÀÌ´õ³ÝÀ¸·Î ÅëÀϵǴ °æÇâ¿¡ ÈûÀÔ¾î, ¿¹Àü¿¡ ºñÇÏ¿© ÀÌ´õ³ÝÀº ´ë´ÜÇÑ ÁÖ¸ñÀ» ¹Þ°Ô µÇ¾ú´Ù. Çϵå¿þ¾î ¼³°è¸¦ À§ÇØ 10Gbps ÀÌ´õ³Ý Data Link °èÃþÀÇ MAC Äھ C¾ð¾î¸¦ ÀÌ¿ëÇÏ¿© ¼º´ÉÆò°¡¸¦ ½Ç½ÃÇÏ¿© ³»ºÎ FIFOÀÇ Å©±â¸¦ µµÃâÇÏ¿´´Ù. º» ³í¹®¿¡¼­´Â VHDL ¾ð¾î¿Í Xilinx ISE 6.2i ÅøÀ» ÀÌ¿ëÇÏ¿© »óÀ§ °èÃþ ÀÎÅÍÆäÀ̽º, Àü¼Û¿£Áø, Ç÷οì ÄÁÆ®·Ñ ºí·Ï, ¼ö½Å¿£Áø, Á¤ÇÕ ºÎ°èÃþ(Reconciliation
Sublayer, Ãʱ⼳Á¤ ºí·Ï, »óÅÂÀü¼Û ºí·Ï, XGMII ÀÎÅÍÆäÀ̽º ºí·ÏÀ¸·Î ±¸¼ºµÇ´Â 10Gbps ÀÌ´õ³Ý¿ë MAC(Media Access Control) Äھ ¼³°èÇÏ°í Model_SIM 5.7G ½Ã¹Ä·¹ÀÌÅ͸¦ ÀÌ¿ëÇÏ¿© °ËÁõÇÏ¿´´Ù. 10Gbps ÀÌ´õ³ÝÀÇ ±Ç°í¾È¿¡¼­´Â 10Gbps¸¦ Áö¿øÇϱâ À§ÇØ 64ºñÆ® µ¥ÀÌÅÍ Æнº¸¦ °®´Â MAC ÄÚ¾î´Â 156.25MHz¸¦ Áö¿øÇØ¾ß Çϴµ¥, ¼³°èµÈ MAC ÄÚ¾î´Â 64ºñÆ®ÀÇ µ¥ÀÌÅ͸¦ ó¸®ÇÏ°í 168.549MHz¸¦ Áö¿øÇÏ¿© ÃÖ´ë 10.78GbpsÀÇ µ¥ÀÌÅÍ󸮸¦ Áö¿øÇÑ´Ù. ÀÌ´Â 10Gbps ÀÌ»óÀÇ °í¼ÓÀÇ µ¥ÀÌÅÍ Ã³¸®°¡ ¿ä±¸µÇ´Â ÀÀ¿ëºÐ¾ß¿¡ ÀûÇÕÇÏ´Ù.
¿µ¹®³»¿ë
(English Abstract)
Ethernet has been given a greater attention recently due to tendency of unifying most of transmission technique(not only LAN, but MAN and WAN) to ethernet. Performance evaluation was performed using C language for 10Gbps ethernet Data Link to design the optimum hardware, then internal FIFO size was evaluated. In this paper, MAC core for 10Gbps ethernet which contains high layer interface, transmit engine, flow control block, receive engine, reconciliation sublayer, configuration block, statistics block, and XGMII interface block was designed using VHDL language and Xilinx 6.2i tool and verified using Model_SIM 5.7G simulator. According to the specification of l0Gbps ethernet, MAC core with 64-bit data path should support 156.25MHz in order to support 10Gbps. The designed MAC core that processes 64-bit data, operates at 168.549MHz and hence supports the maximum 10.78Gbps data processing. The designed MAC core is applicable to an area that needs a high-speed data processing of 10Gbps or more.
Å°¿öµå(Keyword) 10Gbps Ethernet   MAC   XGMII   VHDL  
ÆÄÀÏ÷ºÎ PDF ´Ù¿î·Îµå