• Àüü
  • ÀüÀÚ/Àü±â
  • Åë½Å
  • ÄÄÇ»ÅÍ
´Ý±â

»çÀÌÆ®¸Ê

Loading..

Please wait....

±¹³» ³í¹®Áö

Ȩ Ȩ > ¿¬±¸¹®Çå > ±¹³» ³í¹®Áö > Çѱ¹Á¤º¸Åë½ÅÇÐȸ ³í¹®Áö (Journal of the Korea Institute of Information and Communication Engineering)

Çѱ¹Á¤º¸Åë½ÅÇÐȸ ³í¹®Áö (Journal of the Korea Institute of Information and Communication Engineering)

Current Result Document : 3 / 4 ÀÌÀü°Ç ÀÌÀü°Ç   ´ÙÀ½°Ç ´ÙÀ½°Ç

ÇѱÛÁ¦¸ñ(Korean Title) ½Ç½Ã°£ ¾ó±¼ °ËÃ⠽ýºÅÛÀÇ Çϵå¿þ¾î IP ±¸Çö
¿µ¹®Á¦¸ñ(English Title) Implementation for Hardware IP of Real-time Face Detection System
ÀúÀÚ(Author) ÀåÁØ¿µ   À°ÁöÈ«   Á¶È£»ó   °­ºÀ¼ø   Jun-young Jang   Ji-hong Yook   Ho-sang Jo   Bong-soon Kang  
¿ø¹®¼ö·Ïó(Citation) VOL 15 NO. 11 PP. 2365 ~ 2373 (2011. 11)
Çѱ۳»¿ë
(Korean Abstract)
º» ³í¹®Àº °í¼ÓÈ­, ¼ÒÇüÈ­ ¹× ÀúÀü·ÂÀ» ¿ä±¸ÇÏ´Â ¸ð¹ÙÀÏ ±â±â ¹× µðÁöÅÐ Ä«¸Þ¶ó¿¡ ¾Ë¸ÂÀº ½Ç½Ã°£ ¾ó±¼ °ËÃâ Çϵå¿þ¾î IP(Intellectual Property)¸¦ Á¦¾ÈÇÑ´Ù. Á¦¾ÈÇÑ ¾ó±¼ °ËÃ⠽ýºÅÛÀº °ËÃâ ¼º´ÉÀÇ ÁÖ¿ä ¿øÀÎÀÎ Á¶¸í º¯È­³ª ¾ó±¼ Å©±â, ´Ù¾çÇÑ ¾ó±¼ °¢µµ¿¡ °­ÀÎÇÑ ¾ó±¼ °ËÃâÀ» ¼öÇàÇÑ´Ù. ÀÔ·Â ¿µ»ó¿¡ ´ëÇØ Á¶¸í º¯È­¿¡ °­ÀÎÇÑ Æ¯¼ºÀ» °¡Áö´Â LBP(Local Binary Pattern) º¯È¯À» °ÅÄ¡°í Adaboost ¾Ë°í¸®ÁòÀ» ÀÌ¿ëÇÏ¿© ´Ù¾çÇÑ ¾ó±¼ °¢µµ¿¡ ´ëÇØ ¹Ì¸® ÇнÀ½ÃŲ ¾ó±¼ Ư¡ Á¤º¸¸¦ ¹ÙÅÁÀ¸·Î ¾ó±¼À» °ËÃâÇÑ´Ù. ÀÔ·Â ¿µ»ó QVGA(320¡¿240) Å©±â¿¡¼­ ÃÖ´ë 36°³ÀÇ ¾ó±¼ °ËÃâ °¡´ÉÇϸç Verilog-HDLÀ» »ç¿ëÇÏ¿© Çϵå¿þ¾î·Î ¼³°èÇÏ¿´´Ù. ¶ÇÇÑ FPGA °ËÁõÀ» À§ÇØ Xilinx»çÀÇ Virtex5 XC5VLX330 FPGA º¸µå¿Í HD±Þ CMOS À̹ÌÁö ¼¾¼­(CIS)¸¦ »ç¿ëÇÏ¿© Çϵå¿þ¾î ±¸ÇöÀ» °ËÁõÇÏ¿´´Ù.
¿µ¹®³»¿ë
(English Abstract)
This paper propose the hardware IP of real-time face detection system for mobile devices and digital cameras required for high speed, smaller size and lower power. The proposed face detection system is robust against illumination changes, face size, and various face angles as the main cause of the face detection performance. Input image is transformed to LBP(Local Binary Pattern) image to obtain face characteristics robust against illumination changes, and detected the face using face feature data that was adopted to learn and generate in the various face angles using the Adaboost algorithm. The proposed face detection system can be detected maximum 36 faces at the input image size of QVGA(320¡¿240), and designed by Verilog-HDL. Also, it was verified hardware implementation by using Virtex5 XC5VLX330 FPGA board and HD CMOS image sensor(CIS) for FPGA verification.
Å°¿öµå(Keyword) ¾ó±¼ °ËÃâ   ¿¡À̴ٺνºÆ® ¾Ë°í¸®Áò   ·ÎÄà ¹ÙÀ̳ʸ® ÆÐÅÏ   Çϵå¿þ¾î ¼³°è   Face Detection   Adaboost Algorithm   Local Binary Pattern   Hardware Design  
ÆÄÀÏ÷ºÎ PDF ´Ù¿î·Îµå