• Àüü
  • ÀüÀÚ/Àü±â
  • Åë½Å
  • ÄÄÇ»ÅÍ
´Ý±â

»çÀÌÆ®¸Ê

Loading..

Please wait....

±¹³» ³í¹®Áö

Ȩ Ȩ > ¿¬±¸¹®Çå > ±¹³» ³í¹®Áö > Çѱ¹Á¤º¸Åë½ÅÇÐȸ ³í¹®Áö (Journal of the Korea Institute of Information and Communication Engineering)

Çѱ¹Á¤º¸Åë½ÅÇÐȸ ³í¹®Áö (Journal of the Korea Institute of Information and Communication Engineering)

Current Result Document : 41 / 41

ÇѱÛÁ¦¸ñ(Korean Title) °³¼±µÈ Á¤±ÔÈ­ ÃÖ¼ÒÇÕ ¾Ë°í¸®µëÀ» Àû¿ëÇÑ WiMAX/WLAN¿ë LDPC º¹È£±â
¿µ¹®Á¦¸ñ(English Title) LDPC Decoder for WiMAX/WLAN using Improved Normalized Min-Sum Algorithm
ÀúÀÚ(Author) ¼­ÁøÈ£   ½Å°æ¿í   Jin-ho Seo   Kyung-Wook Shin  
¿ø¹®¼ö·Ïó(Citation) VOL 18 NO. 04 PP. 0876 ~ 0884 (2014. 04)
Çѱ۳»¿ë
(Korean Abstract)
º» ³í¹®¿¡¼­´Â °³¼±µÈ Á¤±ÔÈ­ ÃÖ¼ÒÇÕ(improved normalized min-sum) º¹È£ ¾Ë°í¸®µëÀ» Àû¿ëÇÑ LDPC º¹È£±â¸¦ ¼³°èÇÏ¿´´Ù. ¼³°èµÈ LDPC º¹È£±â´Â IEEE 802.16e ¸ð¹ÙÀÏ WiMAX Ç¥ÁØÀÇ 19°¡Áö ºí·Ï±æÀÌ(576¡­2304)¿¡ µû¸¥ 6°¡Áö ºÎÈ£À²(1/2, 2/3A, 2/3B, 3/4A, 3/4B, 5/6)°ú IEEE 802.11n ¹«¼± ·£ Ç¥ÁØÀÇ 3°¡Áö ºí·Ï±æÀÌ(648, 1296, 1944)¿¡ µû¸¥ 4°¡Áö ºÎÈ£À²(1/2, 2/3, 3/4, 5/6)À» Áö¿øÇÑ´Ù. INMS º¹È£ ¾Ë°í¸®µë°ú SM(sign-magnitude) ¼öü°è ¿¬»êÀ» ±â¹ÝÀ¸·Î ÇÏ´Â DFU(decoding function unit)À» ±¸ÇöÇÏ¿© Çϵå¿þ¾î º¹Àâµµ¿Í º¹È£ ¼º´ÉÀ» ÃÖÀûÈ­½ÃÄ×´Ù. ¼³°èµÈ LDPC º¹È£±â´Â 0.18-§­CMOS ¼¿ ¶óÀ̺귯¸®¸¦ ÀÌ¿ëÇÏ¿© 100 MHz µ¿ÀÛ ÁÖÆļö·Î ÇÕ¼ºÇÑ °á°ú, 284,409 °ÔÀÌÆ®¿Í 62,976 ºñÆ®ÀÇ ¸Þ¸ð¸®·Î ±¸ÇöµÇ¾úÀ¸¸ç, FPGA ±¸ÇöÀ» ÅëÇØ Çϵå¿þ¾î µ¿ÀÛÀ» °ËÁõÇÏ¿´´Ù. 1.8V Àü¿øÀü¾Ð¿¡¼­ 100 MHz·Î µ¿ÀÛ °¡´ÉÇÒ °ÍÀ¸·Î Æò°¡µÇ¸ç, ºÎÈ£À²°ú ºí·Ï±æÀÌ¿¡ µû¶ó ¾à 82¡­218 MbpsÀÇ ¼º´ÉÀ» °¡Áú °ÍÀ¸·Î ¿¹»óµÈ´Ù.
¿µ¹®³»¿ë
(English Abstract)
A hardware design of LDPC decoder which is based on the improved normalized min-sum(INMS) decoding algorithm is described in this paper. The designed LDPC decoder supports 19 block lengths(576~2304) and 6 code rates(1/2, 2/3A, 2/3B, 3/4A, 3/4B, 5/6) of IEEE 802.16e mobile WiMAX standard and 3 block lengths(648, 1296, 1944) and 4 code rates(1/2, 2/3, 3/4, 5/6) of IEEE 802.11n WLAN standard. The decoding function unit(DFU) which is a main arithmetic block is implemented using sign-magnitude(SM) arithmetic and INMS decoding algorithm to optimize hardware complexity and decoding performance. The LDPC decoder synthesized using a 0.18-§­CMOS cell library with 100 MHz clock has 284,409 gates and RAM of 62,976 bits, and it is verified by FPGA implementation. The estimated performance depending on code rate and block length is about 82 ~ 218 Mbps at 100 MHz@1.8V
Å°¿öµå(Keyword) LDPC   INMS   ¿À·ùÁ¤Á¤ºÎÈ£   ¿ÍÀ̸ƽº   ¹«¼±·£   LDPC   improved normalized min-sum algorithm(INMS)   error correction code   WiMAX   WLAN  
ÆÄÀÏ÷ºÎ PDF ´Ù¿î·Îµå