Á¤º¸°úÇÐȸ ³í¹®Áö B : ¼ÒÇÁÆ®¿þ¾î ¹× ÀÀ¿ë
ÇѱÛÁ¦¸ñ(Korean Title) |
°í¼º´É µðÁöÅÐ ½ÅÈ£ ó¸® ÇÁ·Î¼¼¼»ó¿¡¼ È¿À²ÀûÀÎ ¸ðµâ·Î ½ºÄÉÁ층À» À§ÇÑ Àüó¸® ±â¹ý |
¿µ¹®Á¦¸ñ(English Title) |
Preprocessing Methods for Effective Modulo Scheduling on High Performance DSPs |
ÀúÀÚ(Author) |
Á¶µÎ»ê
¹éÀ±È«
|
¿ø¹®¼ö·Ïó(Citation) |
VOL 34 NO. 05 PP. 0487 ~ 0501 (2007. 05) |
Çѱ۳»¿ë (Korean Abstract) |
°í¼º´É ´ÙÁß À̽´ DSPÀÇ Çϵå¿þ¾î ¸®¼Ò½º »ç¿ë·üÀ» ³ôÀ̱â À§Çؼ, Á¦°øµÇ´Â »ó¿ë ÄÄÆÄÀÏ·¯´Â ÀϹÝÀûÀ¸·Î ¹Ýº¹ ¸ðµâ·Î ½ºÄÉÁ층(Iterative Modulo Scheduling)À» Æ÷ÇÔÇÏ°í ÀÖ´Ù. ÇÏÁö¸¸, Åë½Å ¹× ¹Ìµð¾î ó¸® ÀÀ¿ëÀÇ ·çÇÁ¿¡ Á¸ÀçÇÏ´Â °úµµÇÑ ¼øȯ µ¥ÀÌŸ ÀÇÁ¸°ü°è´Â ¸ðµâ·Î ½ºÄÉÁ층 ÀÚÀ¯µµ¸¦ Á¦ÇÑÇÏ°í ÀÖ´Ù. °á°úÀûÀ¸·Î, ¸ÖƼ À̽´¸¦ À§ÇÑ DSPÀÇ º´·Ä ±â´É À¯´ÖµéÀº ¿ÏÀüÈ÷ »ç¿ëµÇ°í ÀÖÁö ¸øÇÏ´Ù. ÀÌ·¯ÇÑ Çϵå¿þ¾î ¸®¼Ò½º Àú»ç¿ë ¹®Á¦¸¦ ÇØ°áÇϱâ À§ÇÏ¿©, ÀÌ ³í¹®Àº È¿À²ÀûÀÎ ¸ðµâ·Î ½ºÄÉÁ층À» À§ÇÑ »õ·Î¿î ÄÄÆÄÀÏ·¯ Àüó¸® ±â¹ýÀ» ±â¼úÇÏ°í ÀÖ´Ù. Á¦¾ÈÇÏ´Â Àüó¸® ±â¹ýÀº µÎ °¡Áö·Î¼ Ŭ·Î´×°ú µð½º¸ÇƲ¸µÀ¸·Î ºÒ¸®¿ì¸ç, ÀÌ µÎ°¡Áö ±â¹ýµéÀº StarCore SC140 DSP ÄÄÆÄÀÏ·¯¿¡ ±¸ÇöÇÏ¿© °ËÁõÇÏ¿´´Ù. |
¿µ¹®³»¿ë (English Abstract) |
To achieve high resource utilization for multi-issue DSPs, production compiler commonly includes variants of iterative modulo scheduling algorithm. However, excessive cyclic data dependences, which exist in communication and media processing loops, unduly restrict modulo scheduling freedom. As a result, replicated functional units in multi-issue DSPs are often under-utilized. To address this resource under-utilization problem, our paper describes a novel compiler preprocessing strategy for effective modulo scheduling. The preprocessing strategy proposed capitalizes on two new transformations, which are referred to as cloning and dismantling. Our preprocessing strategy has been validated by an implementation for StarCore SC140 DSP compiler. |
Å°¿öµå(Keyword) |
ÄÄÆÄÀÏ·¯
¼ÒÇÁÆ®¿þ¾î ÆÄÀÌÇÁ¶óÀÌ´×
°í¼º´É ´ÙÁßÀ̽´ DSP
¸ðµâ·Î ½ºÄÉÁ층
compiler
software pipelining
high performance multi-issue DSP
iterative modulo scheduling
|
ÆÄÀÏ÷ºÎ |
PDF ´Ù¿î·Îµå
|