• Àüü
  • ÀüÀÚ/Àü±â
  • Åë½Å
  • ÄÄÇ»ÅÍ
´Ý±â

»çÀÌÆ®¸Ê

Loading..

Please wait....

Ȩ Ȩ > ¿¬±¸¹®Çå >

Current Result Document :

ÇѱÛÁ¦¸ñ(Korean Title) TETRA 2 Baseband ¸ðµ©ÀÇ ¾Ë°í¸®µë °³¹ß ¹× FPGA ±¸Çö
¿µ¹®Á¦¸ñ(English Title) An Algorithm Development and FPGA Implementation of TETRA 2 Baseband Modem
ÀúÀÚ(Author) ±è¼®±â   ¹Úâȯ   À±¿øÁ¤   ±è¹«Ã¶   Á¶¿ë¼ö   Seok Ki Kim   Chang Hwan Park   Won Jung Yun   Moo Chul Kim   Yong Soo Cho  
¿ø¹®¼ö·Ïó(Citation) VOL 19 NO. 01 PP. VID4 ~ 0005 (2009. 04)
Çѱ۳»¿ë
(Korean Abstract)
º» ³í¹®¿¡¼­´Â TETRA 2 Multi-carrier QAM baseband ¸ðµ©¿¡ ÀûÇÕÇÑ µ¿±â ¹× ä³Î µîÈ­ ¾Ë°í¸®µëÀ» Á¦¾ÈÇÏ°í À̸¦ FPGA ±¸ÇöÇÑ´Ù. TETRA 2 Multi-carrier QAM ÀÇ Àü¼Û¹æ½ÄÀÎ FMT(Filtered Multitone) ¹æ½ÄÀÇ ±¸ÇöÀº ³·Àº º¹Àâµµ¸¦ À§ÇÏ¿© IFFT/FFT ¿Í poly-phase ÇÊÅÍ ¹ðÅ©¸¦ È°¿ëÇÑ efficient realization ¹æ¹ýÀ» »ç¿ëÇÑ´Ù. STO(Symbol Timing Offset) ÃßÁ¤ °úÁ¤¿¡¼­´Â frequency shift ºí·ÏÀ» Ãß°¡ÇÏ¿© µ¿±â½Éº¼ÀÇ ±¸Á¶Àû ÀåÁ¡À» È°¿ëÇÔÀ¸·Î½á ±¸Çö º¹Àâµµ¸¦ °¨¼Ò½ÃŲ´Ù. °í¼ÓÀÇ À̵¿ ȯ°æ¿¡¼­ ä³Î ÃßÁ¤ ¼º´ÉÀ» ³ôÀ̱â À§ÇÏ¿© Bayesian ä³Î ÃßÁ¤ ±â¹ýÀ» »ç¿ëÇÏ°í, À̸¦ ³·Àº º¹Àâµµ¸¦ °®µµ·Ï ±¸ÇöÇÑ´Ù. Á¦¾ÈµÈ ±â¹ýµéÀ» »ç¿ëÇÏ¿© TETRA 2 Multi-carrier QAM baseband ¸ðµ©À» Xilinx »çÀÇ XC5VLX220_FF1760 Ĩ¿¡ FPGA ·Î ±¸ÇöÇÏ°í ¼º´ÉÀ» °ËÁõÇÑ´Ù.
¿µ¹®³»¿ë
(English Abstract)
Å°¿öµå(Keyword)   
ÆÄÀÏ÷ºÎ PDF ´Ù¿î·Îµå